Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout for reducing loading at line sockets and/or for increasing overlay tolerance while cutting lines

Layout for reducing loading at line sockets and/or for increasing overlay tolerance while cutting lines

US Patent 12354951 · Granted Jul 8, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Molecular sieve confined noble metal catalyst for CO-SCR denitrification, prepar2025
Semiconductor device and method for forming the same2025
Testing structure for an integrated chip having a high-voltage device2025
Techniques for heat dispersion in 3D integrated circuit2025
Embedded flash memory device with floating gate embedded in a substrate2025
Planarization-less phase change material switch2025
Planarization-less phase change material switch2025
Embedded memory device with reduced plasma-induced damage and methods of forming2025
Energy harvest and storage device for semiconductor chips and methods for formin2025
Etch stop layer for memory device formation2025
External magnetic field detection for MRAM device2025
Ferroelectric memory device with blocking layer2025