Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sorting the nodes of an operation unit graph for implementation in a reconfigurable processor

Sorting the nodes of an operation unit graph for implementation in a reconfigurable processor

US Patent 12332837 · Granted Jun 17, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lossless tiling in convolution networks—tiling configuration between two section2025
Lossless tiling in convolution networks—padding and re-tilling at section bounda2025
Operating a cost estimation tool for placing and routing an operation unit graph2025
Analysis assistant for determining execution inefficiencies in dataflow programs2025
Method and system to determine execution inefficiencies in dataflow programs2025
Tensor checkpoint optimization in dataflow computing applications2025
Estimating a scaled cost of implementing an operation unit graph on a reconfigur2025
Lossless tiling in convolution networks—data flow logic2025
Top level network and array level network for reconfigurable data processors2025
Routing method based on a sorted operation unit graph for an iterative placement2025
Routing method based on a sorted operation unit graph for an iterative placement2025
Dynamic destination id in an array level network of a reconfigurable dataflow pr2025