Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronization of multiple clock dividers by using lower-frequency clocks and slipping cycles

Synchronization of multiple clock dividers by using lower-frequency clocks and slipping cycles

US Patent 12326752 · Granted Jun 10, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quadrature divider error correction2025
Nested feedback for offset cancellation in a wireline receiver2022
Phasing detection of asynchronous dividers2022
Method and system for synchronizing and interleaving separate sampler groups2019
Equalizer circuit optimization using coarse frequency detection2018
Use of logic circuit embedded into comparator for foreground offset cancellation2014
Apparatus and methods for quadrature clock signal generation2014
Apparatus and methods for invertible sine-shaping for phase interpolation2014