Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of logic circuit embedded into comparator for foreground offset cancellation

Use of logic circuit embedded into comparator for foreground offset cancellation

US Patent 8836549 · Granted Sep 16, 2014

Estimated economic value: $9,529,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quadrature divider error correction2025
Synchronization of multiple clock dividers by using lower-frequency clocks and s2025
Nested feedback for offset cancellation in a wireline receiver2022
Phasing detection of asynchronous dividers2022
PSP mosaic builder2021
Method and system for synchronizing and interleaving separate sampler groups2019
Equalizer circuit optimization using coarse frequency detection2018
Differential amplifiers with improved slew performance2018
Low-noise current source2016
System and method of clock generation in high speed serial communication2014
System and method for improving speed and power in a switched-capacitor amplifie2014
Apparatus and methods for quadrature clock signal generation2014