Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Caching for multiple-level memory device

Caching for multiple-level memory device

US Patent 12169648 · Granted Dec 17, 2024

Estimated economic value: $47,790,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Host recovery for a stuck condition2025
Host assisted operations in managed memory devices2025
Memory write performance techniques2025
Power management associated with memory and controller2025
Enhanced read performance for memory data word decoding using power allocation b2025
Enhanced read performance for memory data word decoding using power allocation b2025
Multiple current quantization values for peak power management2025
Storage system with multiple data paths depending on data classifications2025
Temporary parity buffer allocation for zones in a parity group2025
Multi-level cell maintenance operations2025
Peak power management extensions to application-specific integrated circuits2025
Shallow hibernate power state2025