Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory devices including different tier pitches, and related electronic systems

Memory devices including different tier pitches, and related electronic systems

US Patent 12160993 · Granted Dec 3, 2024

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interdeck layers and pillar alignment2025
Methods used in forming a memory array comprising strings of memory cells and me2025
Microelectronic devices with tier stacks with varied tier thicknesses, and relat2025
Integrated assemblies which include stacked memory decks, and methods of forming2025
Microelectronic devices including stack structures having doped interfacial regi2025
Microelectronic devices including stack structures having doped interfacial regi2025
Method used in forming a memory array comprising strings of memory cells using p2025
Memory arrays, and methods of forming memory arrays2025
Integrated assemblies and methods of forming integrated assemblies2025
Memory arrays comprising strings of memory cells and methods used in forming a m2025
Memory arrays comprising strings of memory cells and methods used in forming a m2025
Microelectronic devices including staircase structures2025