Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device with S/D bottom isolation and methods of forming the same

Semiconductor device with S/D bottom isolation and methods of forming the same

US Patent 12148669 · Granted Nov 19, 2024

Estimated economic value: $19,112,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistors with stacked channels and the methods of forming the same2025
Multi-gate device including semiconductor fin between dielectric fins and method2025
Capacitive wireless power transfer coupler and application thereof2025
Isolation structures in multi-gate semiconductor devices and methods of fabricat2025
Isolation structures in multi-gate semiconductor devices and methods of fabricat2025
Enlarged backside contact2025
Contacts for highly scaled transistors2025
Bipolar junction transistor with gate over terminals2025
Methods of forming a semiconductor device with corner isolation protection2025
Capacitive coupler with asymmetric insulating layers and wireless power transfer2025
Gate all-around semiconductor device2024
Semiconductor device structure with metal gate stack2024