Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erase method for non-volatile memory with multiple tiers

Erase method for non-volatile memory with multiple tiers

US Patent 12148478 · Granted Nov 19, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Memory device including composite metal oxide semiconductor channels and methods2025
Memory program-verify with adaptive sense time based on row location2025
Evolving bad block detection in non-volatile memory2025
Evolving bad block detection in non-volatile memory2025
Suspend-resume-go techniques for memory devices2025
Memory die management2025
Memory die management2025
In-place write techniques without erase in a memory device2025
Estimating moving vehicle weight based on driving data2025
Large-scale text data encoding and compression2025
Enabling significant scaling of wordline switch with wordline dependent negative2025