Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address scheduling methods for non-volatile memory devices with three- dimensional memory cell arrays

Address scheduling methods for non-volatile memory devices with three- dimensional memory cell arrays

US Patent 12147340 · Granted Nov 19, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Anode active material for a lithium secondary battery, method of preparing the s2025
Three-dimensional semiconductor device2025
3D flash memory device having dummy word lines and dummy word line voltage gener2025
Memory device configured to alternately apply an erase voltage and an inhibit vo2025
Operation method of memory device and operation method of memory system includin2024
Memory device including one-time programmable block and operation method thereof2024
Nonvolatile memory device with multiple clocks2024
Memory device and operation method thereof2024
Non-volatile memory device and memory system including the same and program meth2024
Non-volatile memory device implementing temperature compensation features2024
Memory device having vertical structure including a first wafer and a second waf2024
Three-dimensional semiconductor memory device2023