Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nonvolatile memory device with multiple clocks

Nonvolatile memory device with multiple clocks

US Patent 12125544 · Granted Oct 22, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus including NPU operated based on machine codes corresponding to ANN mod2025
3D flash memory device having dummy word lines and dummy word line voltage gener2025
Memory device configured to alternately apply an erase voltage and an inhibit vo2025
Operation method of memory device and operation method of memory system includin2024
Memory device including one-time programmable block and operation method thereof2024
Address scheduling methods for non-volatile memory devices with three- dimension2024
Memory device and operation method thereof2024
Non-volatile memory device and memory system including the same and program meth2024
Non-volatile memory device implementing temperature compensation features2024
Three-dimensional semiconductor memory device2023
Erase method of nonvolatile memory device, and operation method of storage devic2023
Address scheduling methods for non-volatile memory devices with three-dimensiona2023