Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock gating circuits and methods for dual-edge-triggered applications

Clock gating circuits and methods for dual-edge-triggered applications

US Patent 12146912 · Granted Nov 19, 2024

Estimated economic value: $56,184,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low area and power multi-bit flip-flop2025
Low area and power multi-bit flip-flop2025
Low area and power multi-bit flip-flop2025
Cell architecture with extended transistor geometry2025
Hold time improved low area flip-flop architecture2024
Hold time improved low area flip-flop architecture2024
Hold time improved low area flip-flop architecture2024
Flip-flop with internal circuit for generating inflated low and high pulse width2024
Flip-flop with internal circuit for generating inflated low and high pulse width2024
Flip-flop with internal circuit for generating inflated low and high pulse width2024
Integrated circuit including a combined logic cell2023
Reduced area, reduced power flip-flop2022