Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device including a level shifter and method of mitigating a delay between input and output signals

Semiconductor device including a level shifter and method of mitigating a delay between input and output signals

US Patent 12143106 · Granted Nov 12, 2024

Estimated economic value: $21,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including a level shifter and method of mitigating a delay 2025
Semiconductor device including a level shifter and method of mitigating a delay 2025
Semiconductor device including a level shifter and method of mitigating a delay 2024
Semiconductor device including a level shifter and method of mitigating a delay 2024
Semiconductor device including a level shifter and method of mitigating a delay 2024
Semiconductor device including a level shifter and method of mitigating a delay 2024
Semiconductor device and method of operating the same2024
Semiconductor device including a level shifter and method of mitigating a delay 2023
Semiconductor device including a level shifter and method of mitigating a delay 2023
Memory with high-speed and area-efficient read path2022
Low-power and high-density core-power lowering for memory write assist2021
Clock buffering to reduce memory hold time2021