Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock buffering to reduce memory hold time

Clock buffering to reduce memory hold time

US Patent 10901454 · Granted Jan 26, 2021

Estimated economic value: $27,071,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including a level shifter and method of mitigating a delay 2025
Apparatuses and methods for facilitating solutions to optimization problems via 2025
Routing and regenerator planning in a carrier's core reconfigurable optical netw2025
Semiconductor device including a level shifter and method of mitigating a delay 2024
Method and system for managing service quality according to network status predi2024
Semiconductor device including a level shifter and method of mitigating a delay 2024
Bias current receiver with selective coupling circuit2024
Semiconductor device including a level shifter and method of mitigating a delay 2024
Conflict-free change deployment2024
Semiconductor device and method of operating the same2024
Change deployment system2024
Semiconductor device including a level shifter and method of mitigating a delay 2023