Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making nanostructure transistors with offset source/drain dopant blocking structures including a superlattice

Method for making nanostructure transistors with offset source/drain dopant blocking structures including a superlattice

US Patent 12142662 · Granted Nov 12, 2024

Estimated economic value: $1,092,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display screen or portion thereof with transitional graphical user interface2025
Display screen or portion thereof with graphical user interface2025
Method for making nanostructure transistors with source/drain trench contact lin2025
Method for making nanostructure transistors with flush source/drain dopant block2024
Semiconductor memory device providing analysis and correcting of soft data fail 2020
Contact using multilayer liner2019
Non-volatile memory device employing a deep trench capacitor2018
Fabrication of multi threshold-voltage devices2018
Capacitance monitoring using x-ray diffraction2018
Wafer stress control and topography compensation2018
Contact using multilayer liner2018
Trench metal insulator metal capacitor with oxygen gettering layer2018