Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Triple modular redundancy for fault-tolerant in-memory computing

Triple modular redundancy for fault-tolerant in-memory computing

US Patent 12131793 · Granted Oct 29, 2024

Estimated economic value: $30,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reading a multi-level memory cell2025
Vertical memory architecture2025
Techniques for forming self-aligned memory structures2025
Techniques to manufacture ferroelectric memory devices2025
Operating a chalcogenide memory with vertical word and vertical word switching e2024
Self-selecting memory array with horizontal access lines2024
Memory cells with asymmetrical electrode interfaces2024
Reading a multi-level memory cell2024
Cross point array architecture for multiple decks2024
Segregation-based memory2024
Techniques for programming a memory cell2023
Apparatuses including multi-level memory cells and methods of operation of same2023