Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses including multi-level memory cells and methods of operation of same

Apparatuses including multi-level memory cells and methods of operation of same

US Patent 11798620 · Granted Oct 24, 2023

Estimated economic value: $15,333,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decoding architecture for memory devices2025
Decoding architecture for memory devices2025
Dopant-modulated etching for memory devices2025
Wordline boost by charge sharing in a memory device2025
Reading a multi-level memory cell2025
Reading a multi-level memory cell2025
Reading a multi-level memory cell2025
Memory cell formation in three dimensional memory arrays using atomic layer depo2025
Accessing memory cells in a vertical memory array2025
Memory devices having one-time-programmable fuses and/or antifuses formed from t2025
Memory devices having one-time-programmable fuses and/or antifuses formed from t2025
Switching cell with direct contact to fixed resistor element2025