Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing memory using pseudo bit line structures and sacrificial layers

Method for manufacturing memory using pseudo bit line structures and sacrificial layers

US Patent 12127398 · Granted Oct 22, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for testing a specimen2025
Method for forming storage node contact structure and semiconductor structure2025
Method for forming storage node contact structure and semiconductor structure2025
Avoidance of garbage collection in high performance memory management systems2025
Molecular marker detection and regulating methods in de-servitization state of c2025
Semiconductor device including shared sense amplification circuit group2025
Semiconductor structure including two shielding layers and manufacturing method 2025
Memory forming method and memory2025
Storage cell and data read/write method and storage array thereof2025
Electrode layer, capacitor and methods for electrode layer and capacitor manufac2025
Methods for silicon carbide gate formation2025
Computer screen with graphical user interface2024