Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor with multi-level self-aligned gate and source/drain terminals and methods

Transistor with multi-level self-aligned gate and source/drain terminals and methods

US Patent 12119383 · Granted Oct 15, 2024

Estimated economic value: $88,837,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microfluidic channel structure and method2025
Microfluidic channel structure and method2025
Photodetector structure with air gap and related methods2025
Field plate structure to reduce self-heating in transistor and related method2025
Temperature detection using negative temperature coefficient resistor in GaN set2025
Electrically programmable fuse over crystalline semiconductor materials2025
Device integration schemes leveraging a bulk semiconductor substrate having a <12025
Device integration schemes leveraging a bulk semiconductor substrate having a <12025
Device integration schemes leveraging a bulk semiconductor substrate having a <12025
Semiconductor structure with frontside port and cavity features for conveying sa2025
Semiconductor structure with frontside port and cavity features for conveying sa2025
High-mobility-electron transistors having heat dissipating structures2025