Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error rates for memory with built in error correction and detection

Error rates for memory with built in error correction and detection

US Patent 12111726 · Granted Oct 8, 2024

Estimated economic value: $356,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed raid for parity-based flash storage devices2024
Collecting quality of service statistics for in-use child physical functions of 2024
Non-volatile memory device-assisted live migration of virtual machine data2024
Memory system with a predictable read latency from media with a long write laten2023
Two-way interleaving in a three-rank environment2023
Memory reduction in a system by oversubscribing physical memory shared by comput2023
Error rates for memory with built in error correction and detection2023
Memory reduction in a system by oversubscribing physical memory shared by comput2022
Two-way interleaving in a three-rank environment2022
Die level data redundancy in solid state storage devices2022
Memory system with a predictable read latency from media with a long write laten2022
Adaptive spare block usage in solid state drives2021