Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock skew-adjustable chip clock architecture of programmable logic chip

Clock skew-adjustable chip clock architecture of programmable logic chip

US Patent 12099377 · Granted Sep 24, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration control circuit of flash-typed field programmable gate array (FPGA2025
High-speed low-latency interconnect interface (HLII) for silicon interposer inte2025
High-speed low-latency interconnect interface (HLII) for silicon interposer inte2025
Apparatus and method for testing high-speed low-latency interconnect interface (2025
Field programmable gate array (FPGA) for implementing data transmission by using2025
Field-programmable gate array (FPGA) for implementing data transfer between diff2024
Splash toy2024
Splash toy2024
Anti-fuse memory reading circuit with controllable reading time2024
Programmable gate array (FPGA) for realizing external monitoring and configurati2024
Anti-fuse programming control circuit based on master-slave charge pump structur2024
Two-layer three-rail planar robot with parallelogram2024