Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Anti-fuse memory reading circuit with controllable reading time

Anti-fuse memory reading circuit with controllable reading time

US Patent 12119069 · Granted Oct 15, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Training net2025
Positioning of passive internet of things (IOT) devices2025
Quasi co-location (QCL) prioritization rules for multi-transmission configuratio2025
Slot level overbooking for multi-slot physical downlink control channel monitori2025
Data scrambling in rate-split communications2025
Signal synchronization for over-the-air aggregation in a federated learning fram2025
Network initiated polling for uplink scheduling request2025
Dynamic reconfiguration of uplink control channel resources for a scheduling req2025
Transmission scheme for physical uplink control channel2025
Sidelink synchronization signal block patterns for multiple listen-before-talk o2025
Dynamic hybrid automatic repeat request (HARQ) codebook for multi-user packet (M2025
Transmission configuration indication state restriction for sub-band full-duplex2025