Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit selection for power reduction in stacking structure during memory programming

Bit selection for power reduction in stacking structure during memory programming

US Patent 12087378 · Granted Sep 10, 2024

Estimated economic value: $10,912,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for fabricating an integrated circuit comprising devices on opposing side2025
Memory device with improved anti-fuse read current2025
Memory devices with dual-side access circuits and methods for operating the same2025
Ferroelectric field-effect transistor (FeFET) memory2025
Second word line combined with y-mux signal in high voltage memory program2025
Second word line combined with y-mux signal in high voltage memory program2025
Second word line combined with y-mux signal in high voltage memory program2025
Switches to reduce routing rails of memory system2025
Semiconductor memory devices with backside heater structure2025
One-time-programmable memory device including an antifuse structure and methods 2025
Memory cell and method of forming the memory cell2025
One-time programmable memory device2025