Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock path equalization in dual path CDR

Clock path equalization in dual path CDR

US Patent 12074961 · Granted Aug 27, 2024

Estimated economic value: $591,759,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual loop for clock recovery in CDR2024
Baud-rate time error detector2020
Systems and methods for suppressing oscillator-induced spurs in frequency synthe2020
Systems and methods for measuring impulse responses in a digital communication s2019
Transmit architecture for wireless multi-mode applications2016
Calibration circuit and methods for calibrating harmonics in a mixer2016
Dual loop clock and data recovery2015
Methods for sampling time skew compensation in time-interleaved analog to digita2015
Avoiding frequency spikes in modulated systems2015
Systems and methods for calibrating harmonic rejection in switching mixers2015
Apparatus for doubling the dynamic range of a time to digital converter2015
Tuning circuit for inductor capacitor (LC) tank digitally controlled oscillator2014