Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of simultaneous silicidation on source and drain of NMOS and PMOS transistors

Method of simultaneous silicidation on source and drain of NMOS and PMOS transistors

US Patent 12062579 · Granted Aug 13, 2024

Estimated economic value: $69,975,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermal processing susceptor2025
Method and apparatus for low temperature selective epitaxy in a deep trench2025
Stranded wire conductors and methods for manufacturing stranded wires2025
Anisotropic sige:b epitaxial film growth for gate all around transistor2024
Cyclic dynamic loading-confining pressure instantaneous unloading test device an2024
Silicide film nucleation2024
Thermal processing susceptor2023
Methods and apparatus for metal silicide deposition2023
Method of fabricating a semiconductor device having reduced contact resistance2021
Methods and apparatus for metal silicide deposition2021
Semiconductor device, method of making a semiconductor device, and processing sy2021
Grouting bolt-cable composite beam and supporting method for advanced support of2021