Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic cell layout design for high density transistors

Logic cell layout design for high density transistors

US Patent 12046651 · Granted Jul 23, 2024

Estimated economic value: $41,882,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Antenna structure2025
Local interconnect power rails and upper power rails2025
Self-aligned double patterning with mandrel manipulation2025
Self-aligned double patterning with mandrel manipulation2025
Pair of AR glasses2025
Planar transistor device comprising at least one layer of a two-dimensional (2D)2025
Mask plate and method for performing evaporation by using the same2025
Data sequence prediction method and computing device2025
Method and apparatus for obtaining emission probability, method and apparatus fo2024
Gate contact structures and cross-coupled contact structures for transistor devi2024
Motion-sensitive field effect transistor, motion detection system, and method2024
Motion-sensitive field effect transistor, motion detection system, and method2024