Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for reducing microbumps for inter-die double-data rate (DDR) transfer

Methods and apparatus for reducing microbumps for inter-die double-data rate (DDR) transfer

US Patent 12026053 · Granted Jul 2, 2024

Estimated economic value: $27,114,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modular error correction code circuitry2024
Scalable micro bumps indexing and redundancy scheme for homogeneous configurable2022
Criticality-based error detection2020
High speed FPGA boot-up through concurrent multi-frame configuration scheme2019
High speed FPGA boot-up through concurrent multi-frame configuration scheme2017
High speed FPGA boot-up through concurrent multi-frame configuration scheme2016
Integrated circuit with state and data retention2016
Configuring data registers to program a programmable device with a configuration2015
Integrated circuit with improved interconnect routing and associated methods2014
Memory error detection circuitry2013
Zeroization verification of integrated circuit2013