Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Separation of parity columns in bit-flip decoding of low-density parity-check codes with pipelining and column parallelism

Separation of parity columns in bit-flip decoding of low-density parity-check codes with pipelining and column parallelism

US Patent 12014071 · Granted Jun 18, 2024

Estimated economic value: $38,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power efficient codeword scrambling in a non-volatile memory device2025
Classification of error rate of data retrieved from memory cells2025
Memory device producing metadata characterizing applied read voltage level with 2025
Cryptographic data integrity protection2025
Iterative bit flip decoding utilizing different bit flip states2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Search for an optimized read voltage2025
Caching host memory address translation data in a memory sub-system2025
Syndrome decoding system2025
Syndrome decoding system2025
Managing compensation for charge coupling and lateral migration in memory device2025