Method for electrically examining electronic components of an integrated circuit

Assignee

• Forschungszentrum Jülich Gmbh

Inventors

• Bert Voigtlaender (2 patents)
• Vasily Cheperanov (1 patents)

View full patent text on Google Patents →