Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Managing write disturb for units of memory in a memory sub-system

Managing write disturb for units of memory in a memory sub-system

US Patent 11994945 · Granted May 28, 2024

Estimated economic value: $28,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Touch display computing device with radio frequency touch and gesture recognitio2025
Antenna assembly for integrated circuit package2025
Efficient periodic backend refresh reads for reducing bit error rate in memory d2025
Apparatus with multi-deck read level management and methods for operating the sa2025
Adaptive wear leveling for endurance compensation2025
Partial block handling protocol in a non-volatile memory device2025
Dynamic read calibration2025
Generating virtual blocks using partial good blocks2025
Adaptive sensing time for memory operations2025
Dynamic erase operation selection using erase policy2025
Single-level cell programming with adaptive wordline ramp rate2025
Adaptive integrity scan in a memory sub-system2025