Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical thread scheduling based on multiple barriers

Hierarchical thread scheduling based on multiple barriers

US Patent 11977895 · Granted May 7, 2024

Estimated economic value: $26,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Immediate offset of load store and atomic instructions2025
Systolic array having support for output sparsity2025
Systolic array having support for output sparsity2025
Machine learning sparse computation mechanism for arbitrary neural networks, ari2025
Register file for systolic array2025
Register file for systolic array2025
Base plus offset addressing for load/store messages2025
Supporting 8-bit floating point format operands in a computing architecture2025
Architecture for block sparse operations on a systolic array2025
Dual pipeline parallel systolic array2025
Dual pipeline parallel systolic array2025
Multi-tile memory management2024