Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Package substrate having porous dielectric layer

Package substrate having porous dielectric layer

US Patent 11973017 · Granted Apr 30, 2024

Estimated economic value: $47,205,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced mold compound thermal conductivity2025
Semiconductor device package with improved die pad and solder mask design2025
Multilevel package substrate with stair shaped substrate traces2025
Package substrate with CTE matching barrier ring around microvias2025
Package heat dissipation including a die attach film2025
Method of forming package substrate with partially recessed capacitor2023
Package substrate with partially recessed capacitor2022
Package substrate with CTE matching barrier ring around microvias2022
Via integrity and board level reliability testing2021
Semiconductor devices having metal posts for stress relief at flatness discontin2020
Leadframe having organic, polymerizable photo-imageable adhesion layer2020
Semiconductor substrate having stress-absorbing surface layer2019