Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-latency register error correction

Low-latency register error correction

US Patent 11953989 · Granted Apr 9, 2024

Estimated economic value: $33,276,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Host-preferred memory operation2025
Variable execution time atomic operations2025
Recall pending cache line eviction2025
Thread replay to preserve state in a barrel processor2025
Thread replay to preserve state in a barrel processor2025
Method for configuring multiple input-output channels2025
Thread scheduling control and memory splitting in a barrel processor2024
Thread scheduling control and memory splitting in a barrel processor2024
Synchronized request handling at a memory device2024
Silent cache line eviction2024
Host-preferred memory operation2024
Rescheduling a failed memory request in a processor2024