Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Iterative error correction in memory systems

Iterative error correction in memory systems

US Patent 11949428 · Granted Apr 2, 2024

Estimated economic value: $29,188,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory failure prediction and mitigation2025
Interleaved Reed-Solomon (IRS) with collaborative decoding2025
Decoder for burst correction read Solomon decoding for memory applications2025
Variable-length locked-raid for CXL devices with compression2025
Low cost high performance LRAID2025
Caching host memory address translation data in a memory sub-system2025
Decoder for interleaved Reed-Solomon (IRS) with erasure/collaborative2025
Address scrambling by linear maps in Galois fields2025
Memory bank protection2025
Drift compensation for codewords in memory2025
Burst correction reed solomon decoding for memory applications2025
Memory device and method for operating the same including setting a recovery vol2025