Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Formal verification tool to verify hardware design of memory unit

Formal verification tool to verify hardware design of memory unit

US Patent 11948652 · Granted Apr 2, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Out-of-bounds recovery circuit2025
Out-of-bounds recovery circuit2025
Assessing performance of a hardware design using formal evaluation logic2024
Assessing performance of a hardware design using formal evaluation logic2024
Detecting out-of-bounds violations in a hardware design using formal verificatio2024
Detecting out-of-bounds violations in a hardware design using formal verificatio2024
Livelock detection in a hardware design using formal evaluation logic2024
Livelock detection in a hardware design using formal evaluation logic2024
Verifying firmware binary images using a hardware design and formal assertions2024
Livelock recovery circuit for detecting illegal repetition of an instruction and2023
Livelock recovery circuit for detecting illegal repetition of an instruction and2023
Detecting out-of-bounds violations in a hardware design using formal verificatio2023