Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Voltage level shifting with reduced timing degradation

Voltage level shifting with reduced timing degradation

US Patent 11942933 · Granted Mar 26, 2024

Estimated economic value: $17,857,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic gate-overdrive voltage boost receiver2023
Dynamic gate-overdrive voltage boost receiver2023
Dynamic gate-overdrive voltage boost receiver2023
Input/output (I/O) circuit with dynamic full-gate boosting of pull-up and pull-d2023
Input/output (I/O) circuit with dynamic full-gate boosting of pull-up and pull-d2023
Dynamic transistor gate overdrive for input/output (I/O) drivers and level shift2022
Dynamic transistor gate overdrive for input/output (I/O) drivers and level shift2022
Static and intermittent dynamic multi-bias core for dual pad voltage level shift2021
Static and intermittent dynamic multi-bias core for dual pad voltage level shift2021
Static and intermittent dynamic multi-bias core for dual pad voltage level shift2021
Level shifter with auto voltage-bias reliability protection2021
Dynamic transistor gate overdrive for input/output (I/O) drivers and level shift2021