Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output (I/O) circuit with dynamic full-gate boosting of pull-up and pull-down transistors

Input/output (I/O) circuit with dynamic full-gate boosting of pull-up and pull-down transistors

US Patent 11595042 · Granted Feb 28, 2023

Estimated economic value: $13,289,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Voltage level shifting with reduced timing degradation2024
Voltage level shifting with reduced timing degradation2024
Dynamic gate-overdrive voltage boost receiver2023
Dynamic gate-overdrive voltage boost receiver2023
Dynamic transistor gate overdrive for input/output (I/O) drivers and level shift2022
Dynamic transistor gate overdrive for input/output (I/O) drivers and level shift2022
Static and intermittent dynamic multi-bias core for dual pad voltage level shift2021
Static and intermittent dynamic multi-bias core for dual pad voltage level shift2021
Level shifter with auto voltage-bias reliability protection2021
Dynamic transistor gate overdrive for input/output (I/O) drivers and level shift2021
Dynamic transistor gate overdrive for input/output (I/O) drivers and level shift2021
Dynamic power supply shifting2020