Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mitigating slow read disturb in a memory sub-system

Mitigating slow read disturb in a memory sub-system

US Patent 11941285 · Granted Mar 26, 2024

Estimated economic value: $24,732,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Mitigating slow read disturb in a memory sub-system2025
Mitigating slow read disturb in a memory sub-system2025
Mitigating slow read disturb in a memory sub-system2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Temporary parity buffer allocation for zones in a parity group2025
Generating semi-soft bit data during corrective read operations in memory device2025
Adaptive integrity scan rates in a memory sub-system based on block health metri2025
Volatile data storage in NAND memory2025