Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic cache bypass for power savings

Dynamic cache bypass for power savings

US Patent 11899520 · Granted Feb 13, 2024

Estimated economic value: $405,375,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Arbitrated interrupt steering in heterogeneous processors2025
Memory power performance state optimization during image display2025
Method of task transition between heterogenous processors2025
Dynamic memory reconfiguration2025
Reduced mesh lane routing2025
On-demand regulation of memory bandwidth utilization to service requirements of 2025
Theme-based document style transfer2025
Low power memory state during non-idle processor state2025
Low power memory state during non-idle processor state2025
Shadow tag management for accelerator partitions2025
Modifying paths in digital vector images by snapping to similar path geometries2025
Mechanism for performing distributed power management of a multi-GPU system by p2025