Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for isolating interfaces while testing semiconductor devices

Techniques for isolating interfaces while testing semiconductor devices

US Patent 11867744 · Granted Jan 9, 2024

Estimated economic value: $2,384,236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technique for enabling on-die noise measurement during ate testing and IST2025
Technique for enabling on-die noise measurement during ate testing and IST2025
Lightweight path maximum transmission unit for wireless multicast overlay2025
Cloud resources allocation system2025
Artificial intelligence system including three-dimensional labeling using frame 2025
Test data transfer in multi-die systems2025
Matching networks, inductors, and coupled-inductor capacitive wireless power tra2025
Variable compensation inverter circuit and related techniques2025
Asynchronous in-system testing for autonomous systems and applications2025
Asynchronous in-system testing for autonomous systems and applications2025
Active variable reactance rectifier circuit and related techniques2025
Universal fluorescence assay of high affinity ligand transport2024