Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sum address memory decoded dual-read select register file

Sum address memory decoded dual-read select register file

US Patent 11862289 · Granted Jan 2, 2024

Estimated economic value: $10,021,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low resistivity gapfill for logic devices2025
Integrated circuit development using machine learning-based prediction of power,2023
Software updates from a security control unit2022
Induced photodynamic therapy using nanoparticle scintillators as transducers2020
Fan-less mode in a power over ethernet (PoE) network device2020
Metal-encapsulated carbonaceous dots2020
Dedicated control path architecture for systems of devices2019
Software updates from a security control unit2018
Software updates from a security control unit2017
Reducing SRAM power using strategic data pattern storage2017
High capacity network communication link using multiple cellular devices2015
Multicast system using client forwarding2014