Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing and packaging silicon photonics integrated circuit dies in wafer form

Method of manufacturing and packaging silicon photonics integrated circuit dies in wafer form

US Patent 11837509 · Granted Dec 5, 2023

Estimated economic value: $173,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Signal power validator2025
Method of attaching fiber block to silicon photonics2016
Embedded microelectromechanical systems (MEMS) semiconductor substrate and relat2014
Method of forming a die having an IC region adjacent a MEMS region2014
MEMS packaging scheme using dielectric fence2014
High aspect ratio capacitively coupled MEMS devices2014
High aspect ratio capacitively coupled MEMS devices2013
MEMS packaging scheme using dielectric fence2013
Method of forming a die having an IC region adjacent a MEMS region2012
High aspect ratio all SiGe capacitively coupled MEMS devices2011
Embedded microelectromechanical systems (MEMS) semiconductor substrate and relat2011
Sram cell fabrication with interlevel Dielectric planarization2010