Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programming a coarse grained reconfigurable array through description of data flow graphs

Programming a coarse grained reconfigurable array through description of data flow graphs

US Patent 11815935 · Granted Nov 14, 2023

Estimated economic value: $19,045,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Context load mechanism in a coarse-grained reconfigurable array processor2025
Dynamic decomposition and thread allocation2025
Dynamic decomposition and thread allocation2025
Hybrid commodity computational storage devices2025
Read replacement via data reconstruction based on access patterns2025
Memory controller architecture2025
Extended memory communication2025
Efficient processing of nested loops for computing device with multiple configur2025
Cache bypass2025
Loop execution in a reconfigurable compute fabric2025
Extended memory architecture2025
Chained resource locking2024