Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Spacer-defined process for lithography-etch double patterning for interconnects

Spacer-defined process for lithography-etch double patterning for interconnects

US Patent 11804401 · Granted Oct 31, 2023

Estimated economic value: $8,788,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selective gas etching for self-aligned pattern transfer2025
Vertical field effect transistor with minimal contact to gate erosion2025
Dual-metal ultra thick metal (UTM) structure2025
Vertically stacked fin semiconductor devices2025
Metal hard mask for precise tuning of mandrels2025
MRAM top electrode structure with liner layer2025
Fabrication of embedded memory devices utilizing a self assembled monolayer2025
Alternating hardmasks for tight-pitch line formation2025
Dielectric reflow for boundary control2025
Dielectric reflow for boundary control2025
Embedded metal contamination removal from BEOL wafers2025
Multi-layer hardmask for defect reduction in EUV patterning2025