Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Voltage based combining of block families for memory devices

Voltage based combining of block families for memory devices

US Patent 11768619 · Granted Sep 26, 2023

Estimated economic value: $14,458,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Tracking and refreshing state metrics in memory sub-systems2025
Temporary parity buffer allocation for zones in a parity group2025
Generating semi-soft bit data during corrective read operations in memory device2025
Volatile data storage in NAND memory2025
Data age and validity-based memory management2025
Using a common pool of blocks for user data and a system data structure2025
Padding cached data with valid data for memory flush commands2025
Selectively programming retired wordlines of a memory device2025