Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for custom model definition of analog defects in an integrated circuit

Method and system for custom model definition of analog defects in an integrated circuit

US Patent 11763056 · Granted Sep 19, 2023

Estimated economic value: $79,815,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test point insertion in analog circuit design testing2025
Measuring device defect sensitization in transistor-level circuits2025
Finding equivalent classes of hard defects in stacked MOSFET arrays2025
Finding equivalent classes of hard defects in stacked MOSFET arrays2025
Non-pneumatic tire with a flexible looped spoke and method of forming2023
Wheel for a support structure2023
Finding equivalent classes of hard defects in stacked MOSFET arrays2023
Finding equivalent classes of hard defects in stacked MOSFET arrays2023
Visual representation to assess quality of input stimulus in transistor-level ci2023
Automatic test pattern generation (ATPG) for parametric faults2023
Transistor—level defect coverage and defect simulation2023
Fast and scalable methodology for analog defect detectability analysis2023