Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device having contact plug connected to gate structure on PMOS region

Semiconductor device having contact plug connected to gate structure on PMOS region

US Patent 11756888 · Granted Sep 12, 2023

Estimated economic value: $1,444,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device and manufacturing method thereof2025
Semiconductor device having contact plug connected to gate structure on PMOS reg2025
Semiconductor device having contact plug connected to gate structure on PMOS reg2025
Isolation structures in semiconductor devices2025
Semiconductor device and method of fabricating the same2025
Illuminating device having two light sources generating different etendues and r2025
Semiconductor devices with backside power rail and methods of fabrication thereo2025
Semiconductor devices and methods of manufacture2025
Integrated circuit with nanostructure transistors and bottom dielectric insulato2025
Semiconductor device structure and methods of forming the same2025
Semiconductor device structure including stacked nanostructures2025
Transistor including dielectric barrier and manufacturing method thereof2025