Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array for storing odd and even data bits of data words in alternate sub-banks to reduce multi-bit error rate and related methods

Memory array for storing odd and even data bits of data words in alternate sub-banks to reduce multi-bit error rate and related methods

US Patent 11733898 · Granted Aug 22, 2023

Estimated economic value: $347,292,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time decoupled write operations for non-linear polar material based memory2025
Non-linear polar material based multi-capacitor high density bit-cell2025
Computer memory arrays employing memory banks and integrated serializer/de-seria2024
Memory system with burst mode having logic gates as sense elements2024
Memory arrays employing flying bit lines to increase effective bit line length f2024
Refreshable braille display2023
Memory system with burst mode having logic gates as sense elements2023
Memory having flying bitlines for improved burst mode read operations2023
Refreshable braille display2022
Negative bitline write assist circuit and method for operating the same2021
Negative bitline write assist circuit and method for operating the same2020
Capacitive wordline boosting2018