Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Measuring pin-to-pin delays between clock routes

Measuring pin-to-pin delays between clock routes

US Patent 11728799 · Granted Aug 15, 2023

Estimated economic value: $15,073,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Measuring pin-to-pin delays between clock routes2025
Measuring pin-to-pin delays between clock routes2025
Calibration of a time-to-digital converter using a virtual phase-locked loop2024
Calibration of a time-to-digital converter using a virtual phase-locked loop2023
Measuring pin-to-pin delays between clock routes2022
Use of a recirculating delay line with a time-to-digital converter2018