Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of correcting errors in a memory array and method of screening weak bits in the same

Method of correcting errors in a memory array and method of screening weak bits in the same

US Patent 11714717 · Granted Aug 1, 2023

Estimated economic value: $10,238,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resistive random access memory based one-time-programmable memory devices2025
Semiconductor device including reference cells and a method of operating thereof2025
Computer architecture for generating an integrated data repository2025
External magnetic field detection for MRAM device2025
Memory cell including programmable resistors with transistor components2025
Resistive memory device with protrusion covered with resistance changing element2025
Memory circuit and write method2025
Systems and methods for classifying puf signature modules of integrated circuits2025
Semiconductor fabrication apparatus and method of using the same2025
Low power adder tree structure2025
Low power adder tree structure2025
Low power adder tree structure2025