Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reticle enhancement technology of a design pattern to be manufactured on a substrate

Method for reticle enhancement technology of a design pattern to be manufactured on a substrate

US Patent 11693306 · Granted Jul 4, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing parasitic values for semiconductor designs2025
Computing parasitic values for semiconductor designs2025
Methods and systems to determine parasitics for semiconductor or flat panel disp2025
Methods and systems to determine parasitics for semiconductor or flat panel disp2025
Generating and display an animation of a predicted overlap shape in an IC design2025
Methods for modeling of a design in reticle enhancement technology2025
Computing parasitic values for semiconductor designs2025
Computing parasitic values for semiconductor designs2025
Methods and systems to determine shapes for semiconductor or flat panel display 2025
Methods and systems to determine shapes for semiconductor or flat panel display 2025
Methods and systems for reticle enhancement technology of a design pattern to be2025
Methods and systems for reticle enhancement technology of a design pattern to be2025